

Formal analysis of security models for critical systems: Virtualization platforms and mobile devices

Carlos Luna

Grupo de Seguridad Informática, InCo
Facultad de Ingeniería, Universidad de la República,
Uruguay



UNIVERSIDAD DE LA REPUBLICA

Noviembre 2008



Formal analysis of security models for critical systems

Areas of safety-critical applications:

- *Virtualization platforms*
- *Mobile devices*
- *Domain name systems*

Formal analysis of security models for critical systems

Areas of safety-critical applications:

- *Virtualization platforms*
- *Mobile devices*
- *Domain name systems*

Research projects involved:

- 1 **Mecanismos autónomos de seguridad certificados para sistemas computacionales móviles** (ANII-Clemente Estable, Uruguay, 2015-2018);
- 2 **VirtualCert: Towards a Certified Virtualization Platform - Phase II** (UDELAR-CSIC I+D, Uruguay, 2013-2015);
- 3 **VirtualCert: Towards a Certified Virtualization Platform** (ANII-Clemente Estable, PR-FCE-2009-1-2568, Uruguay, 2010-2012);
- 4 **Especificación Formal y Verificación de Sistemas Críticos** (SeCyT-FCEIA ING266, UNR, Argentina, 2009-2010);
- 5 **STEVE: Security Through Verifiable Evidence** (PDT 63/118, FCE 2006, DINACYT, Uruguay, 2007-2009);
- 6 **ReSeCo: Reliability and Security of Distributed Software Components** (STIC-AMSUD, 2006-2009);

The Calculus of (Co)Inductive Constructions (CIC) and Coq

CIC is an extension of the simple-typed lambda calculus with:

- Polymorphic types $[(\lambda x . x) : A \rightarrow A]$
- Higher-order types $[A \rightarrow A : * : \square]$
- Dependent types $[(\lambda a : A . f a) : (\forall a : A . B_a)]$

- Implemented in Coq

Type checker + Proof assistant

- Can encode higher-order predicate logic
- (Co)Inductive definitions

- Curry-Howard isomorphism
- | | | |
|-------|-------------------|--------------|
| types | \leftrightarrow | propositions |
| terms | \leftrightarrow | proofs |

Outline

- 1 VirtualCert: an idealized model of virtualization
- 2 A certified idealized hypervisor
- 3 Conclusion and work in progress

Part I


VirtualCert

OS verification

- OS verification since 1970
 - Hand written proofs
 - Type systems and program logics
 - Proof assistants
- OS verification is the next frontier
 - Tremendous advances in proof assistant technology
 - PL verification is becoming ubiquitous
- Flagship projects:
 - L4.verified: formal verification of seL4 kernel (G. Klein et al, NICTA)
 - Hyper-V: formal verification of Microsoft hypervisor (E. Cohen et al, MSR)

Virtualization

bare-metal hypervisors



CPU

Memory


NIC

Disk

- Allow several operating systems to coexist on commodity hardware
- Provide support for multiple applications to run seamlessly on the guest operating systems they manage
- Provide a means to guarantee that applications with different security policies can execute securely in parallel

Virtualization

bare-metal hypervisors



- Allow several operating systems to coexist on commodity hardware
- Provide support for multiple applications to run seamlessly on the guest operating systems they manage
- Provide a means to guarantee that applications with different security policies can execute securely in parallel

- They are increasingly used as a means to improve system flexibility and security
 - protection in safety-critical and embedded systems
 - secure provisioning of infrastructures in cloud computing

Hypervisors are a priority target of formal specification and verification

Motivation and challenge

- Main focus of L4.verified and Hyper-V on functional correctness
- We focus on non-functional properties:
 - Isolation
 - Transparency
 - Availability (maximizing resources under constraints)

Both properties go beyond safety:

- Isolation and transparency are 2-safety properties
- Availability is a liveness property

Motivation and challenge

- Main focus of L4.verified and Hyper-V on functional correctness
- We focus on non-functional properties:
 - Isolation
 - Transparency
 - Availability (maximizing resources under constraints)

Both properties go beyond safety:

- Isolation and transparency are 2-safety properties
- Availability is a liveness property
- We reason about classes of systems

Idealized models vs. implementations

Reasoning about implementations

- Give the strongest guarantees
- Is feasible for *some* exokernels and hypervisors
- May be feasible for *some* baseline properties of *some* systems
- Is out of reach in general (Linux Kernel)
- May not be required for evaluation purposes

Idealized models vs. implementations

Reasoning about implementations

- Give the strongest guarantees
- Is feasible for *some* exokernels and hypervisors
- May be feasible for *some* baseline properties of *some* systems
- Is out of reach in general (Linux Kernel)
- May not be required for evaluation purposes

Idealized models provide the right level of abstraction

- Many details of behavior are irrelevant for specific property
- Idealization helps comparing different alternatives
- Proofs are more focused, and achievable within reasonable time

Our focus: Xen on ARM

A popular bare-metal hypervisor initially developed at U. Cambridge

Architecture

A computer running the Xen hypervisor contains three components:

- The Xen Hypervisor (software component)
- The privileged Domain (*Dom0*): privileged guest running on the hypervisor with direct hardware access and management responsibilities
- Multiple Unprivileged Domain Guests (*DomU*): unprivileged guests running on the hypervisor, and executing hypercalls (access to services mediated by the hypervisor)


Xen on ARM

- Suggested during initial collaboration with VirtualLogix (now Red Bend Software)
- In turn, determines some modelling choices, e.g. for the cache

VirtualCert - Idealized model

- Abstract model written in Coq
- Focus on memory management
- Model of the hypervisor: based on Xen
- Model of the host machine: based on ARM

Memory model



States

$$\text{State} \stackrel{\text{def}}{=} \{ \begin{array}{ll} \text{active_os} & : \text{os_ident}, \\ \text{aos_exec_mode} & : \text{exec_mode}, \\ \text{aos_activity} & : \text{os_activity}, \\ \text{oss} & : \text{os_ident} \mapsto \text{os_info}, \\ \text{hypervisor} & : \text{os_ident} \mapsto (\text{padd} \mapsto \text{madd}), \\ \text{memory} & : \text{madd} \mapsto \text{page} \\ \text{cache} & : \text{vadd} \mapsto_{\text{size_cache}} \text{page}, \\ \text{tlb} & : \text{vadd} \mapsto_{\text{size_tlb}} \text{madd} \end{array} \}$$

OS information and pages

$$\begin{array}{l} \text{os_info} \stackrel{\text{def}}{=} \{ \text{curr_page} : \text{padd}, \text{hcall} : \text{option Hyper_call} \} \\ \text{page} \stackrel{\text{def}}{=} \{ \text{page_content} : \text{content}, \text{page_owned_by} : \text{page_owner} \} \\ \text{content} \stackrel{\text{def}}{=} \{ \text{RW (option Value)} \mid \text{PT (vadd} \mapsto \text{madd)} \mid \text{Other} \} \\ \text{page_owner} \stackrel{\text{def}}{=} \{ \text{Hyp} \mid \text{Os (os_ident)} \mid \text{No_Owner} \} \end{array}$$

Execution: State transformers

<code>read <i>va</i></code>	Guest OS reads virtual address <i>va</i> .
<code>write <i>va val</i></code>	Guest OS writes value <i>val</i> in <i>va</i> .
<code>read_hyper <i>va</i></code>	Hypervisor reads virtual address <i>va</i> .
<code>write_hyper <i>va val</i></code>	Hypervisor writes value <i>val</i> in virtual address <i>va</i> .
<code>hcall <i>c</i></code>	Guest OS requires privileged service <i>c</i> to the hypervisor.
<code>new <i>o va pa</i></code>	Hypervisor extends <i>os</i> memory with $va \mapsto ma$.
<code>del <i>o va</i></code>	Hypervisor deletes mapping for <i>va</i> from current memory mapping of <i>o</i> .
<code>lswitch <i>o pa</i></code>	Hypervisor changes the current memory mapping of the active OS, to be the one located at physical address <i>pa</i> .
<code>switch <i>o</i></code>	Hypervisor sets <i>o</i> to be the active OS.
<code>ret_ctrl</code>	Returns control to the hypervisor.
<code>chmod</code>	Hypervisor changes execution mode from supervisor to user mode, and gives control to the active OS.
<code>page_pin <i>o pa t</i></code>	Registers memory page of type <i>t</i> at address <i>pa</i> .
<code>page_unpin <i>o pa</i></code>	Memory page at <i>pa</i> is un-registered.

Semantics

Axiomatic specification

- Pre-condition $Pre : State \rightarrow Action \rightarrow Prop$
- Post-condition $Post : State \rightarrow Action \rightarrow State \rightarrow Prop$
- Focus on normal execution: no semantics for error cases
- Alternatives (write through/write back, replacement and flushing policies)
- One step execution:

$$s \xrightarrow{a} s' \stackrel{\text{def}}{=} \text{valid_state}(s) \wedge Pre\ s\ a \wedge Post\ s\ a\ s'$$

- Traces:

$$s_0 \xrightarrow{a_0} s_1 \xrightarrow{a_1} s_2 \xrightarrow{a_2} s_3 \dots$$

- Valid state:
 - invariant under execution
 - key to isolation results

Valid state

Many conditions, e.g:

- if the hypervisor or a trusted OS is running the processor must be in supervisor mode
- if an untrusted OS is running the processor must be in user mode
- all page tables of an OS o map accessible virtual addresses to pages owned by o and not accessible ones to pages owned by the hypervisor
- the current page table of any OS is owned by that OS
- any machine address ma which is associated to a virtual address in a page table has a corresponding pre-image, which is a physical address, in the hypervisor mapping
- ...

Semantics

Write Action

$$\begin{aligned} \text{Pre } s \text{ (write va val)} &\stackrel{\text{def}}{=} \exists ma, pg \\ &os_accessible(va) \wedge \\ &s.aos_activity = running \wedge \\ &va_mapped_to_ma(s, va, ma) \wedge \\ &va_mapped_to_pg(s, va, pg) \wedge \\ &is_RW(pg) \end{aligned}$$
$$\begin{aligned} \text{Post } s \text{ (write va val)} \ s' &\stackrel{\text{def}}{=} \\ \text{let } (new_pg : page = \langle RW(Some\ val), pg.page_owned_by \rangle) &\text{ in} \\ s' = s \cdot \left[\begin{array}{l} \text{memory} := (s.memory[ma := new_pg]), \\ \text{cache} := cache_add(\text{fix_cache_syn}(s, s.cache, ma), va, new_pg), \\ \text{tlb} := tlb_add(s.tlb, va, ma) \end{array} \right] \end{aligned}$$

Equivalence w.r.t. an OS

Two states s_1 and s_2 are *osi*-equivalent, written $s_1 \equiv_{osi} s_2$, iff:

- 1 *osi* is the active OS in both states and the processor mode is the same, or the active OS is different to *osi* in both states
- 2 *osi* has the same hypercall in both states, or no hypercall in both states
- 3 the current page tables of *osi* are the same in both states
- 4 all page table mappings of *osi* that map a virtual address to a RW page in one state, must map that address to a page with the same content in the other
- 5 the hypervisor mappings of *osi* in both states are such that if a given physical address maps to some RW page, it must map to a page with the same content on the other state

Isolation properties

Read isolation

No OS can read memory that does not belong to it

Isolation properties

Read isolation

No OS can read memory that does not belong to it

Write isolation

An OS cannot modify memory that it does not own

Isolation properties

Read isolation

No OS can read memory that does not belong to it

Write isolation

An OS cannot modify memory that it does not own

OS isolation (on traces)

$$\begin{aligned} &\forall (t_1 \ t_2 : \text{Trace}) \ (osi : os_ident), \\ &\text{same_os_actions}(osi, t_1, t_2) \rightarrow \\ &(t_1[0] \equiv_{osi} t_2[0]) \rightarrow \\ &\square(\equiv_{osi}, t_1, t_2) \end{aligned}$$

Transparency

- A guest OS is unable to distinguish between executing together with other OSs and executing alone on the platform

Transparency

- A guest OS is unable to distinguish between executing together with other OSs and executing alone on the platform
- Given a trace, erase all state components that do not correspond to *osi* and “silence” all actions not performed by *osi*
- Similar to isolation, but the execution of the OS must be valid in the erased trace

Lemmas

$$\begin{aligned} \forall (s : State), \text{valid_state}(s) &\rightarrow \text{valid_state}(s \setminus_{osi}) \wedge s \stackrel{w}{\equiv}_{osi} s \setminus_{osi} \\ \forall (s \ s' : State)(a : Action), s \xrightarrow{a} s' &\rightarrow s \setminus_{osi} \xrightarrow{a \setminus_{osi}} s' \setminus_{osi} \end{aligned}$$

Theorem

$$\forall (t : Trace), t \stackrel{w}{\approx}_{osi} t \setminus_{osi}$$

Availability

- **IF** the hypervisor only performs `chmod` actions whenever no hypercall is pending
- **AND** the hypervisor returns control to guest operating systems infinitely often
- **THEN** no OS blocks indefinitely waiting for its hypercalls to be attended

$$\begin{aligned} &\forall (t : \text{Trace}), \neg \text{hcall}(t[0]) \rightarrow \\ &\square(\text{chmod_nohcall}, t) \rightarrow \\ &\square(\diamond \neg \text{hyper_running}, t) \rightarrow \\ &\square(\diamond \neg \text{hcall}, t) \end{aligned}$$

Fairness and other properties

- Does not guarantee that every OS will eventually get attended
- Many other policies may be considered

Part II

A certified idealized hypervisor

Implementation in Coq

- We present an implementation of an hypervisor in the programming language of Coq
- The implementation is total, in the sense that it computes for every state and action a new state or an error. Thus, soundness is proved with respect to an extended axiomatic semantics in which transitions may lead to errors

Error management

ErrorMsg : State \rightarrow Action \rightarrow ErrorCode \rightarrow Prop

Action	Failure	Error Code
write va val	$s.aos_activity \neq \text{running}$	wrong_os_activity
	$\neg va_mapped_to_ma(s, va, ma)$	invalid_vadd
	$\neg os_accessible(va)$	no_access_va_os
	$\neg is_RW(s.memory[ma].page_content)$	wrong_page_type

Table: Preconditions and error codes

Executions with error management

$$\frac{\text{valid_state}(s) \quad \text{Pre}(s, a) \quad \text{Post}(s, a, s')}{s \xrightarrow{a/ok} s'}$$

$$\frac{\text{valid_state}(s) \quad \text{ErrorMsg}(s, a, ec)}{s \xrightarrow{a/error\ ec} s}$$

$\text{Response} \stackrel{\text{def}}{=} \text{ok} : \text{Response}$
 $\quad | \text{error} : \text{ErrorCode} \rightarrow \text{Response}$

Executions with error management

$$\frac{\text{valid_state}(s) \quad \text{Pre}(s, a) \quad \text{Post}(s, a, s')}{s \xrightarrow{a/ok} s'}$$

$$\frac{\text{valid_state}(s) \quad \text{ErrorMsg}(s, a, ec)}{s \xrightarrow{a/error\ ec} s}$$

$\text{Response} \stackrel{\text{def}}{=} \text{ok} : \text{Response}$
 $\quad \quad \quad | \text{error} : \text{ErrorCode} \rightarrow \text{Response}$

Lemma (Validity is invariant)

$\forall (s\ s' : \text{State})(a : \text{Action})(r : \text{Response}),$
 $\text{valid_state}(s) \rightarrow s \xrightarrow{a/r} s' \rightarrow \text{valid_state}(s')$

Action execution

Definition *step* $s a :=$
match a **with**
 | $\dots \Rightarrow \dots$
 | *Write va val* \Rightarrow *write_safe*(s, va, val)
 | $\dots \Rightarrow \dots$
end.

Result $\stackrel{\text{def}}{=} \{resp : Response, st : State\}$

Execution of `write` action

Definition `write_safe` ($s : \text{state}$) ($va : \text{vadd}$) ($val : \text{value}$) : $\text{Result} :=$
match `write_pre`(s, va, val) **with**
| $\text{Some } ec \Rightarrow \langle \text{error}(ec), s \rangle$
| $\text{None} \Rightarrow \langle \text{ok}, \text{write_post}(s, va, val) \rangle$
end.

Definition `write_pre` ($s : \text{state}$) ($va : \text{vadd}$) ($val : \text{value}$) : $\text{option ErrorCode} :=$
match `get_os_ma`(s, va) **with**
| $\text{None} \Rightarrow \text{Some invalid_vadd}$
| $\text{Some } ma$
 \Rightarrow **match** `page_type`($s.\text{memory}, ma$) **with**
 | $\text{Some } RW$
 \Rightarrow **match** `aos_activity`(s) **with**
 | $\text{Waiting} \Rightarrow \text{Some wrong_os_activity}$
 | Running
 \Rightarrow **if** `vadd_accessible`(s, va)
 then None
 else $\text{Some no_access_va_os}$
 end
 | $_ \Rightarrow \text{Some wrong_page_type}$
end end.

Effect of `write` execution

```
Definition write_post (s : state) (va : vadd) (val : value) : state :=  
match s.cache[va] with  
| Value old_pg ⇒  
  let new_pg := Page (RW_c (Some val)) (page_owned_by old_pg) in  
  let val_ma := va_mapped_to_ma_system(s, va) in  
  match val_ma with  
  | Value ma ⇒  
    s · [ mem := s.memory[ma := new_pg],  
          cache := fcache_add(fix_cache_syn(s, s.cache, ma), va, new_pg) ]  
  | Error _ ⇒ s  
  end  
| Error _ ⇒  
  match s.tlb[va] with  
  | Value ma ⇒  
    match s.memory[ma] with  
    | Value old_pg ⇒  
      let new_pg := Page (RW_c (Some val)) (page_owned_by old_pg) in  
      s · [ mem := s.memory[ma := new_pg],  
            cache := fcache_add(fix_cache_syn(s, s.cache, ma), va, new_pg) ]  
    | Error _ ⇒ s  
  | Error _ ⇒ s  
  end
```

Effect of `write` execution (II)

```
| Error _ =>
  match va_mapped_to_ma_currentPT(s, va) with
  | Value ma =>
    match s.memory[ma] with
    | Value old_pg =>
      let new_pg := Page (RW_c (Some val)) (page_owned_by old_pg) in
      s · [ mem := s.memory[ma := new_pg],
           cache := fcache_add(fix_cache_syn(s, s.cache, ma), va, new_pg),
           tlb := ftlb_add(s.tlb, va, ma) ]
    | Error _ => s
      end
    | Error _ => s
      end
    end
  end
end.
```

Soundness

Theorem (Soundness of hypervisor implementation)

$$\forall (s : \text{State}) (a : \text{Action}), \text{valid_state}(s) \rightarrow \\ s \xrightarrow{a/\text{step}(s,a).\text{resp}} \text{step}(s, a).\text{st}$$

Soundness

Theorem (Soundness of hypervisor implementation)

$$\forall (s : \text{State}) (a : \text{Action}), \text{valid_state}(s) \rightarrow \\ s \xrightarrow{a/\text{step}(s,a).\text{resp}} \text{step}(s, a).\text{st}$$

Lemma (Soundness of error execution)

$$\forall (s : \text{State}) (a : \text{Action}), \\ \text{valid_state}(s) \rightarrow \neg \text{Pre}(s, a) \rightarrow \exists (ec : \text{ErrorCode}), \\ \text{step}(s, a).\text{st} = s \wedge \text{step}(s, a).\text{resp} = ec \wedge \text{ErrorMsg}(s, a, ec)$$

Lemma (Soundness of valid execution)

$$\forall (s : \text{State}) (a : \text{Action}), \text{valid_state}(s) \rightarrow \text{Pre}(s, a) \rightarrow \\ s \xrightarrow{a/\text{ok}} \text{step}(s, a).\text{st} \wedge \text{step}(s, a).\text{resp} = \text{ok}$$

Non-influencing execution (errors)

Traces

$$s_0 \xrightarrow{a_0/r_0} s_1 \xrightarrow{a_1/r_1} s_2 \xrightarrow{a_2/r_2} s_3 \dots$$

Non-influencing execution (errors)

Traces

$$s_0 \xrightarrow{a_0/r_0} s_1 \xrightarrow{a_1/r_1} s_2 \xrightarrow{a_2/r_2} s_3 \dots$$

$$\frac{t_1 \approx_{osi,cache,tlb} t_2 \quad \neg os_action(s, a, osi)}{}$$

$$(s \xrightarrow{a/r} t_1) \approx_{osi,cache,tlb} t_2$$

$$\frac{t_1 \approx_{osi,cache,tlb} t_2 \quad \neg os_action(s, a, osi)}{}$$

$$t_1 \approx_{osi,cache,tlb} (s \xrightarrow{a/r} t_2)$$

$$\frac{t_1 \approx_{osi,cache,tlb} t_2 \quad os_action(\{s_1, s_2\}, a, osi) \quad s_1 \equiv_{osi}^{cache,tlb} s_2}{}$$

$$(s_1 \xrightarrow{a/ok} t_1) \approx_{osi,cache,tlb} (s_2 \xrightarrow{a/ok} t_2)$$

Non-influencing execution (errors)

Traces

$$s_0 \xrightarrow{a_0/r_0} s_1 \xrightarrow{a_1/r_1} s_2 \xrightarrow{a_2/r_2} s_3 \dots$$

$$t_1 \approx_{osi,cache,tlb} t_2 \quad \neg os_action(s, a, osi)$$

$$(s \xrightarrow{a/r} t_1) \approx_{osi,cache,tlb} t_2$$

$$t_1 \approx_{osi,cache,tlb} t_2 \quad \neg os_action(s, a, osi)$$

$$t_1 \approx_{osi,cache,tlb} (s \xrightarrow{a/r} t_2)$$

$$t_1 \approx_{osi,cache,tlb} t_2 \quad os_action(\{s_1, s_2\}, a, osi) \quad s_1 \equiv_{osi}^{cache,tlb} s_2$$

$$(s_1 \xrightarrow{a/ok} t_1) \approx_{osi,cache,tlb} (s_2 \xrightarrow{a/ok} t_2)$$

Cache and TLB equivalences

$$s_1 \equiv_{osi}^{cache,tlb} s_2 \quad \text{iff} \quad s_1 \equiv_{osi} s_2 \wedge s_1 \equiv_{osi}^{cache} s_2 \wedge s_1 \equiv_{osi}^{tlb} s_2$$

OS isolation in execution traces (with errors)

Theorem (OS isolation)

$$\begin{aligned} &\forall (t_1 t_2 : \text{Trace}) (osi : os_ident), \\ &same_os_actions(osi, t_1, t_2) \rightarrow \\ &(t_1[0] \equiv_{osi} t_2[0]) \rightarrow t_1 \approx_{osi, cache, tlb} t_2 \end{aligned}$$

OS isolation in execution traces (with errors)

Theorem (OS isolation)

$$\begin{aligned} & \forall (t_1 t_2 : \text{Trace}) (osi : os_ident), \\ & \text{same_os_actions}(osi, t_1, t_2) \rightarrow \\ & (t_1[0] \equiv_{osi} t_2[0]) \rightarrow t_1 \approx_{osi, cache, tlb} t_2 \end{aligned}$$

Lemma (Locally preserves unwinding lemma)

$$\begin{aligned} & \forall (s s' : \text{State}) (a : \text{Action}) (r : \text{Response}) (osi : os_ident), \\ & \neg os_action(s, a, osi) \rightarrow s \xrightarrow{a/r} s' \rightarrow s \equiv_{osi}^{cache, tlb} s' \end{aligned}$$

Lemma (Step-consistent unwinding lemma)

$$\begin{aligned} & \forall (s_1 s'_1 s_2 s'_2 : \text{State}) (a : \text{Action}) (osi : os_ident), \\ & s_1 \equiv_{osi} s_2 \rightarrow os_action(s_1, a, osi) \rightarrow os_action(s_2, a, osi) \rightarrow \\ & s_1 \xrightarrow{a/ok} s'_1 \rightarrow s_2 \xrightarrow{a/ok} s'_2 \rightarrow s'_1 \equiv_{osi}^{cache, tlb} s'_2 \end{aligned}$$

Part III

Conclusion and Work in Progress

Conclusion

- Our work shows that it is feasible to analyze formally models of safety-critical applications
- The Coq proof assistant is a useful tool for the verification of critical systems

Conclusion

- Our work shows that it is feasible to analyze formally models of safety-critical applications
- The Coq proof assistant is a useful tool for the verification of critical systems

Virtualization platforms

- Formally verified idealized model of virtualization
- Machine-checked proofs of isolation, availability and transparency
- Certified functional specification of step execution with error handling (and extraction of prototype in a functional programming language)

Virtualization platforms

- Size of the Coq code corresponding to the core model:

Model and basic lemmas	4.8kLOC
Valid state invariance	8.0kLOC
Read and write isolation	0.6kLOC
OS Isolation	6.0kLOC
Availability	1.0kLOC
Total	20.4kLOC

- The extension with cache and TLB adds further 12kLOC
- The certified prototype of hypervisor adds further 20kLOC

More...

- Extension of the virtualization model to use a VIPT cache and abstract replacement and write policies
- Using the model for reasoning about cache-based attacks and countermeasures

More...

- Extension of the virtualization model to use a VIPT cache and abstract replacement and write policies
- Using the model for reasoning about cache-based attacks and countermeasures

Papers

- 1 Barthe, G., Betarte, G., Campo, J., Luna, C., Pichardie, D.: [System-level non-interference for constant-time cryptography](#). In: 21st ACM Conference on Computer and Communications Security (2014) 1267–1279;
- 2 Barthe, G., Betarte, G., Campo, J.D., Chimento, J.M., Luna, C.: [Formally verified implementation of an idealized model of virtualization](#). In TYPES 2013. Volume 26 of Leibniz International Proceedings in Informatics (LIPIcs)., Dagstuhl, Germany, Schloss Dagstuhl–Leibniz-Zentrum fuer Informatik (2014) 45–63;
- 3 Barthe, G., Betarte, G., Campo, J., Luna, C.: [Cache-Leakage Resilient OS Isolation in an Idealized Model of Virtualization](#). In: IEEE 25th Computer Security Foundations Symposium (2012) 186–197;
- 4 Barthe, G., Betarte, G., Campo, J., Luna, C.: [Formally verifying isolation and availability in an idealized model of virtualization](#). In Butler, M., Schulte, W., eds.: Formal Methods 2011. Volume 6664 of LNCS, Springer-Verlag (2011) 231–245;

Work in progress: mobile devices

Android

- Open-source operating system originally designed for mobile devices
- Developed by Google and the Open Handset Alliance (OHA)
- Multi-user Linux system in which each app is a different user
- Any app can invoke another app's functionalities

Work in progress: mobile devices

Android

- Open-source operating system originally designed for mobile devices
- Developed by Google and the Open Handset Alliance (OHA)
- Multi-user Linux system in which each app is a different user
- Any app can invoke another app's functionalities

Permission system

- Permissions granting among applications (installation / access)
- Can be used until revocation
- Different delegation mechanisms

Android security

Work in progress

- Formal analysis of security models for mobile devices:
Android 4.x – 6.x
- Vulnerability analysis
- A certified monitor

Android security

Work in progress

- Formal analysis of security models for mobile devices: Android 4.x – 6.x
- Vulnerability analysis
- A certified monitor

Papers

- 1 Betarte G., Campo J., Luna, C., Romano, A.: [Formal Analysis of Android's Permission-Based Security Model](#). In: Scientific Annals of Computer Science 26(1):27–68 (2016);
- 2 Betarte, G., Campo, J., Luna, C., Romano, A.: [Verifying Android's Permission Model](#) In: ICTAC 2015, 485–504 (2015).

Time for questions

Questions?
Comments?

Thanks!